A new architecture of subranging ADC is proposed. Against a little increase of the number of comparators than a classical subranging architecture, the substitution of the DAC and summing node brings to a reduction of total conversion time, approaching it to an ADC flash behavior.

Leccese, F. (2007). New subranging adc architecture for telecommunication systems. In INTELEC 2007 (pp.807-810) [10.1109/INTLEC.2007.4448894].

New subranging adc architecture for telecommunication systems

LECCESE, Fabio
2007-01-01

Abstract

A new architecture of subranging ADC is proposed. Against a little increase of the number of comparators than a classical subranging architecture, the substitution of the DAC and summing node brings to a reduction of total conversion time, approaching it to an ADC flash behavior.
2007
978-1-4244-1628-8
Leccese, F. (2007). New subranging adc architecture for telecommunication systems. In INTELEC 2007 (pp.807-810) [10.1109/INTLEC.2007.4448894].
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11590/180182
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 5
  • ???jsp.display-item.citation.isi??? 2
social impact