This paper focuses on the modelling of the current ripple in a Power-Hardware-in-the-Loop (PHIL) emulator of an isotropic Permanent Magnet Synchronous Machine (PMSM). In such applications, one of the main challenges is to replicate the current behavior when the inductance that is installed in the PHIL differs from that of the emulated machine. This is because the power emulator must emulate the current ripple at the switching frequency of the Device Under Test (DUT). A theoretical analysis is carried on deriving the equations that describe the current waveform in the PHIL. An expression for the current error between the PHIL system and the emulated one is derived and the parameters that affect the error are highlighted. Mathematical expressions for the control actions needed to bring the current error to zero are proposed and the technical limitations in their application are discussed. Simulation results confirm the effectiveness of the proposed analysis.

Bigarelli, L., Di Benedetto, M., Lidozzi, A., Crescimbini, F., & Grbovic, P.J. (2020). Design Issues for Real-Time PMSM Power-Hadware-in the-Loop: Analysis at Switching Frequency. In ECCE 2020 - IEEE Energy Conversion Congress and Exposition (pp.6298-6305). Institute of Electrical and Electronics Engineers Inc. [10.1109/ECCE44975.2020.9236137].

Design Issues for Real-Time PMSM Power-Hadware-in the-Loop: Analysis at Switching Frequency

Bigarelli L.;Di Benedetto M.;Lidozzi A.;Crescimbini F.;
2020

Abstract

This paper focuses on the modelling of the current ripple in a Power-Hardware-in-the-Loop (PHIL) emulator of an isotropic Permanent Magnet Synchronous Machine (PMSM). In such applications, one of the main challenges is to replicate the current behavior when the inductance that is installed in the PHIL differs from that of the emulated machine. This is because the power emulator must emulate the current ripple at the switching frequency of the Device Under Test (DUT). A theoretical analysis is carried on deriving the equations that describe the current waveform in the PHIL. An expression for the current error between the PHIL system and the emulated one is derived and the parameters that affect the error are highlighted. Mathematical expressions for the control actions needed to bring the current error to zero are proposed and the technical limitations in their application are discussed. Simulation results confirm the effectiveness of the proposed analysis.
978-1-7281-5826-6
Bigarelli, L., Di Benedetto, M., Lidozzi, A., Crescimbini, F., & Grbovic, P.J. (2020). Design Issues for Real-Time PMSM Power-Hadware-in the-Loop: Analysis at Switching Frequency. In ECCE 2020 - IEEE Energy Conversion Congress and Exposition (pp.6298-6305). Institute of Electrical and Electronics Engineers Inc. [10.1109/ECCE44975.2020.9236137].
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11590/375468
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? ND
social impact